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Abstract
The LHC will require a very high precision (a few ppm) in the control of the current (13 kA) in
the main superconducting magnets. To achieve this challenging performance, several
developments are made at CERN in the domain of DC current transducers, analogue to digital
conversion and digital control loops.  This paper will focus on the presentation of a robust
digital algorithm.  Simulation and prototype (2.4 kA) results will be presented.
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Abstract
The LHC will require a very high precision (a few
ppm) in the control of the current (13 kA) in the main
superconducting magnets. To achieve this
challenging performance, several developments are
made at CERN in the domain of DC current
transducers, analogue to digital conversion and
digital control loops.  This paper will focus on the
presentation of a robust digital algorithm.
Simulation and prototype (2.4 kA) results will be
presented.
INTRODUCTION
The LHC machine is divided in eight independent
sectors [1].  In each sector, individual power
converters will power the main dipole and
quadrupole (focussing and defocussing) magnets; a
total of 24 principal power converters are needed.
Switch-mode techniques will be used for the
converters. Due to this technology, the voltage loop
of the converters will have a high bandwidth
(>1 kHz).
To achieve the required performance for the current
loop, digital control was chosen [2].  The basic







Fig. 1: Power Converter Digital Loop
The developments on the high precision DC
transducers (DCCT) and the 20 bits ADC are
described in [2] and [3]. In this paper, the digital
algorithm to be implemented in the DSP will be
described and discussed.
The LHC magnets operate at a maximum current
level of 13kA and the electrical circuits have very
large time-constants (dipole time-constant is 23’000
seconds and quadrupole time-constant is 450
seconds).
The digital algorithm must handle these large time-
constants and should be robust to the load parameter
variations. Furthermore the loop response must be
non-overshooting and identical for each magnetic
circuit (dynamic and tracking errors).
The LHC cycle is shown in Fig 2.
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Fig. 2: LHC cycle
SYSTEM MODEL
The system consists of a voltage-regulated power











The LHC converters have a soft-switching topology







Fig. 4: Power Converter Topology
Due to the high frequency of the intermediate stage,
the bandwidth of the voltage loop can be higher than
1kHz. The power converter with the voltage loop can
be modelled by a second order system with two
complex poles (damping factor between 0.7 and 1)


























3Model of the magnet string
The magnet strings consist of several
superconducting magnets in series (154 for the main
dipoles and 23 for the main quadrupoles). The cables
between the converter and the magnet string provide









Fig. 5: Magnet string model
The load is a first order system with a high time-




























System model for the digital current loop























The current transducer (DCCT) is modelled by a pure
gain  (τDCCT<<τpc).
Contrary to analogue control, the design of a digital
control must take into account the power converter
time constant, even if this time-constant is very high
in comparison with the load time-constant, since the
converter has to transmit accurately the reference
voltage. The sampling period (Ts) must be high in



































Furthermore, due to the high time-constant of the
magnet in relation with the sampling period



















With the preceding assumptions, the system (power
converter and magnet) can be considered, by the
digital control, as a pure integrator (τpc<<Ts<<τm).
DIGITAL ALGORITHM
The general structure of a digital controller can be
described by the following discrete equation (tri-
branched structure known as R-S-T structure) [5]:
( ) ( ) ( ) ( )



















Fig. 7: RST controller























The RST controller makes it possible to obtain the
desired tracking behaviour (following the reference)
independent of the desired regulation behaviour
(rejection of a disturbance). This strategy can only be
applied to discrete-time models with stable zeroes
(known as minimum phase systems). The RST
control can be evaluated by the “Tracking and
Regulation with Independent Objectives” method (R



































The regulation dynamics is defined by the R and Hs
polynomials. The tracking dynamics is obtained by
placing the desired transfer function between the










Fig. 9: Tracking and regulation with independent
objectives
With some block manipulations, it can be
demonstrated that the precedent diagram is
equivalent to the diagram shown in Fig 10.  That is to















As already said, this method can only be applied to
discrete-time models with stable zeroes. Unstable
zeroes may appear as a result of a too small sampling
period for continuous-time systems with a difference
in degree greater than 2 between the numerator and
the denominator of the transfer function (3) [6].
RST CONTROLLER DESIGN
Tracking
To obtain good tracking of the reference (no lagging
error, no overshoot), the transfer function that the
controller must achieve between the reference iref*









According to the LHC cycle, the bandwidth for the
closed-loop system is chosen fcl ∈[0.1 Hz, 1 Hz].
The regulation is defined by the pole placement with
a natural frequency ωcl ∈[0.628rad/s, 6.28rad/s] and
with a damping factor greater than 1. To ensure a
zero steady-state error when the reference is constant,
the transfer function 1/S(z-1) must contain an
integrator.
Sampling frequency
The sampling frequency for digital control is chosen
according to the bandwidth for the closed-loop
system fcl. The rule used to choose the sampling
frequency in control systems is the following [5] :
fs ∈ [6 fcl, 25 fcl]. A sampling frequency of 20Hz
was chosen.
To avoid a lag equal to the sampling period, the








To evaluate the synthesis and the performance of the
RST controller, a digital simulation has been
















The converter is modelled by a 2nd order linear
transfer function with a static gain Gpc = 40, a

















The model for the other parts is:
- DCCT by a gain: GDCCT = 1
-
 
ADC by a 20bits quantizer
-
 
DAC by a 16bits quantizer
-
 
the load by a resistance (cables) rm = 0.8 mΩ and








5The RST controller is defined with the following





































Fig. 13 presents the start of the acceleration phase for
the main dipole string for LHC one octant
(Lm = 18H, τm = 23000 s).  To test the robustness of
the RST controller, parameter errors are introduced
(-10% on Lm and +20% on rm). In spite of large
parameter errors the current tracking error is less than
1ppm (13 mA).
PROTOTYPE RESULTS
Several tests were performed on a large power
converter [2400 A, ± 100 V] connected to magnets
























The converter is a 6-pulse SCR converter with an
active filter. The static gain is Gpc = 20 (100 V/5 V),
and the bandwidth ωpc = 31400 rads-1 (5 kHz).
A 16 bit ADC was used to acquire the DCCT mea-
surement (resolution: 73 mA = (GDCCT*20V/216); the
intrinsic noise was ± 0.14 A (± 2*LSB). A 200 Hz
anti-aliasing filter was placed between the DCCT and
the acquisition board.
The RST controller was implemented on a standard



















In open loop, the noise on the current measurement
has a 50 Hz harmonic of 0.5 A.  This is not a problem
since the current loop bandwidth is around 1 Hz.  The
sampling frequency is 20 Hz but the current































Fig. 16 and 17 present some experimental results.




















































The error spikes on the Fig. 16 b are due to the high
dv/dt of the reference input to the converter. These
spikes disappeared once the discontinuity on vref,
was removed (Fig. 17 b).
The current error can be seen to be less than the
present 0.5 A noise on the measurement system. The
output current transducer mainly produces this noise.
CONCLUSION
As a result of the tests completed to date, the digital
loop using RST controller seems to fulfil all the
performance requirements of the LHC (no overshoot,
static or lagging error below 1ppm). The robustness
of the algorithm avoids the use of more complex
adaptive control.
The next step is to implement these algorithms in a
full-scale test with a less noisy current transducer.
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